Electrostatic discharge (ESD) events can result in soft and hard failures to an integrated circuit (IC). To protect the ICs from ESD, ESD protection structure is critical for chip-level design. Since chip-level internal ESD protection circuit information is often not released to the public, we propose a new modeling methodology using vector network analyzer (VNA), time domain reflectometer (TDR), source
